


READ/WRITE IC (For Floppy Disk Drive)

TA8512AF is a bipolar monolithic developed for R/W IC for 3~8 inch floppy disk drive.

The read circuit and write circuit and various control circuits for the floppy disk drive are integrated on one chip to realize small size and low power dissipation.

- . To decrease the power dissipation when it is not operated the system has a power save function (The state where read, write, and erase are not performed), and the power dissipation under power save state is 9mW(Typ.)(at 5V single power supply use).
- . The system operates by dual power supplies of $V_{CC}=12V\pm 10\%$ and $V_{DD}=5V\pm 10\%$ or single power supply of $V_{CC}=V_{DD}=5V\pm 10\%$.
- . As a read/write change-over diode switch is built in, the read amplifier differential voltage gain can be set either 100 times or 200 times by the gain select terminals.
- . The write current can be optionally set by an external resistance 60 25mADC.
- . As the write current change-over circuit is built in, the current value can be changed-over either internal or external circumference of the disk.
- . The read circuit, write circuit, and erase circuit are incorporated in a chip and control can be make in independent timing by $\overline{WG}$ and $\overline{EG}$.
- . The power supply monitoring circuit is incorporated to inhibit abnormal writing at the rise of power supply and occurrence of abnormal power.
- . A capacitor for time domain filter's time constant is incorporated and the time constant can be set by an external resistance.
- . As the time domain filter's time c-nstant changed-over circuit is built in, the period (tl) of the first one shot can be change-over either internal or circumference of the disk.
- . As the differentiator component change-over circuit is incorporated, the frequency characteristic of the differentiator can be changed-over.

Unit in mm



Weight: 1.2g

© The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or others.


© The products described in this document are strategic products subject to COCOM regulations.

TA8512AF-1

1989-11-28


TOSHIBA CORPORATION

PIN CONNECTIONS/BLOCK DIAGRAM



Please note that pins 9, 11, 12, 13, and 15 are not ESD-endurable enough.
(~ ±100V)

TYPICAL APPLICATION



TA8512AF-3

1989-11-28

TOSHIBA CORPORATION

PIN DESCRIPTION TABLE

PIN No.	NAME	DESCRIPTION
1	DIFF DAMPING CONTROL INPUT	Active Differentiator Components Select: When logical voltage "L" is input, component between 3 and 4 terminal and at logical voltage "H", between 2 and 4 terminal is selected.
2	DIFF CONSTANT C	Active Differentiator Components: Active differentiator components are connected between 4 and 2 terminal or between 4 and 3.
3	DIFF CONSTANT B	
4	DIFF CONSTANT A	
5	DIFF IN A	Active Differentiator Inputs: From the two preamplifier output terminals, the read signal is differentially input through the filter circuit.
6	DIFF IN B	
7	PRE OUT B	Preamplifier Outputs: From the tow terminals, the read signal is differentially input to the differentiator input terminals through the filter circuit.
8	PRE OUT A	
9	GAIN SEL	Preamplifier Gain Selects: By AC coupling short between terminal 9 and 11, preamplifier gain of 200 times, and by AC coupling short between terminals 10 and 11, preamplifier gain of 100 times can be selected.
10	GAIN SEL B	
11	GAIN SEL A	
12	HEAD 0 A	Head 0 Connects: A magnetic head for record/regeneration having a center tap and a head damping resistance at the read mode is connected.
13	HEAD 0 B	
14	HEAD 1 A	Head 1 Connects: These are another input/output terminals of one more magnetic head the similar as above.
15	HEAD 1 B	
16	12V/5V SELECT	VCC Power Supply Select: When logical "L" is input, the mode of VCC=5V use is selected.
17	A•GND	Analog Ground
18	WRITE DUMP A	Write Damping Resistance Connects: Between these terminals a head damping resistance is connected at the write mode.
19	WRITE DUMP B	

PIN DESCRIPTION TABLE

PIN No.	NAME	DESCRIPTION
20	COMMON 1	Center Tap 1: This terminal is connected to the center tap of the magnetic head 1 and sets the read/write voltage of the head 1.
21	VCC	+12V or +5V Power Supply
22	COMMON 0	Center Tap 0: This terminal is connected to the center tap of the magnetic head 0 and sets the read/write voltage of the head 0.
23	E·GND	Erase Ground
24	ERASE OUTPUT	Erase Current Output: This is the open collector terminal for performing sink of erasing current.
25	W/C COMP	RW COMP Connect: Between this terminal and 26 terminal, the RW COMP is connected and sets the increasing write current value. (Formula) $I_{WC} = \frac{1.3 - V_{WC}}{RW \text{ COMP } (\Omega)} \times 10(ADC)$
26	W/C SET	RW Connect: Between this terminal and 35 terminal, the RW is connected and sets the write current value. (Formula) $I_W = \frac{1.3}{RW (\Omega)} \times 10(ADC)$
27	WRITE CURRENT	WRITE CURRENT Input: At the time of the logical voltage "L" inputs, the write current is determined by the sum of I_W and I_{WC} , and at logical voltage "H", the write current is I_W only.
28	WRITE DATA	WRITE DATA Input: This is the WRITE DATA input terminal, and triggered at digital input H→L.
29	WRITE GATE	WRITE GATE Input: This is a pull up terminal which becomes the write system active by the input of the logical voltage "L".

PIN DESCRIPTION TABLE

PIN No.	NAME	DESCRIPTION
30	ERASE GATE	ERASE GATE Input: This is a pull up terminal which becomes the erase system active by the input of the logical voltage "L".
31	SIDE 1	SIDE 1 Input: This is a pull up terminal, and at the input of the logical voltage "L" the Head 1 system becomes active, and at the input of the logical voltage "H", the Head 0 system becomes active.
32	POWER ON	Power On Output: This is the open collector terminal which outputs "L" when at least either one of power supply VDD and VCC is less than the specified value.
33	READ DATA	Read Data Output: From this terminal digital signal (Read Data) outputs.
34	MMVA CONTROL	MMVA CONTROL Input: When logical voltage "L" inputs, the period (t1) of the one-shot time becomes narrow.
35	VDD	+5V Power Supply
36	MMVB	RMMVB Connect: This terminal is connected with the period (t2) of the one-shot time setting resistance RMMVB. The period of the second one-shot time is determined by $t2 = 27 \times (RMMVB (\Omega) + 100) \times 10^{-12} \text{ (ns)}$
37	MMVA	RMMVA Connect: This terminal is connected with the period (t1) of the one-shot time setting resistance RMMVA. The period of the first one-shot time is determined by $t1 = 53.5 \times (RMMVA (\Omega) + 100) \times 10^{-12} \text{ (ns)}$ Note: Setting of RA=RMMVA when logical voltage "H" inputs to MMVA CONTROL. When logical voltage "L" inputs to MMVA CONTROL, RA=RMMVA// RMMVA COMP and the period t1 becomes narrow.

PIN DESCRIPTION TABLE

PIN No.	NAME	DESCRIPTION
38	D•GND	Digital Ground
39	<u>POWER SAVE</u>	<u>POWER SAVE</u> Input: When logical voltage "L" inputs to <u>POWER SAVE</u>, reduces the power dissipation of R/W IC (at the power save mode). During the power save mode, read, write, and erase are not carried out. (Power supply monitor circuit is operating.)
40	MMVA COMP	RMMVA COMP Connect: This is an open collector terminal for connecting the corrected period (t1) of one-shot time setting resistance RMMVA COMP to the terminal 37.
41	COMP IN B	Comparator Inputs: From active differentiator output terminals, the read signals are differentially input to these terminals through AC coupling capacitor.
42	COMP IN A	
43	DIFF OUT A	Active Differentiator Output: From these terminal, the read signals are differentially input to the comparator input terminals thorough the AC coupling capacitor.
44	DIFF OUT B	

ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Supply Voltage (Pin 21)	V _{CC}	17	V
Power Supply Voltage (Pin 35)	V _{DD}	7	V
Digital Input Voltage (Note 1)	-	-0.5~5.5	V
Power On Detector Applied Voltage (Note 2)	-	17	V
Erase Output Applied Voltage (Note 3)	-	17	V
Head 0/1 Applied Voltage (Note 4)	-	17	V
Common Output Source Current	I _{COM}	75	mA
Erase Sink Current	I _E	50	mA
Write Current	I _W	25	mADC
Power On Sink Current (Note 2)	-	7	mA
Operating Ambient Temperature Range	T _a	-20~75	°C
Operating Junction Temperature	T _j	150	°C
Storage Temperature	T _{stg}	-65~150	°C
Power Dissipation (Ta=25°C) (Note 5)	P _D	0.96	W

(Note 1) These ratings apply to WRITE CURRENT, WRITE DATA, WRITE DATE, ERASE GATE SIDE 1, MMVA CONTROL, POWER SAVE, DDC1, 12V/5V SELECT.

(Note 2) This rating applies to POWER ON (pin 32).

(Note 3) This rating applies to ERASE OUTPUT (pin 24).

(Note 4) These rating apply to (Pin 12)(Pin 13)(Pin 14)(Pin 15).

(Note 5) In the actual operation refer to Fig.1.

ELECTRICAL CHARACTERISTICS

(1) SUPPLY CURRENT I ($T_a=25^{\circ}\text{C}$, $V_{CC}=12\text{V}$, $V_{DD}=5\text{V}$)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Read Mode	V_{DD} Supply Current	I_{DDR}	-		-	17.6	27.5	mA
	V_{CC} Supply Current	I_{CCR}	-		-	7.2	8.6	mA
Write Mode	V_{DD} Supply Current	I_{DDW}	-	$I_W=0$	-	8.8	12.6	mA
	V_{CC} Supply Current	I_{CCW}	-		-	3.4	5.1	mA
Erase Mode	V_{DD} Supply Current	I_{DDE}	-		-	8.8	12.4	mA
	V_{CC} Supply Current	I_{CCE}	-		-	3.6	5.6	mA
Write + Erase Mode	V_{DD} Supply Current	I_{DDW+E}	-	$I_W=0$	-	11.5	21.7	mA
	V_{CC} Supply Current	I_{CCW+E}	-		-	3.3	5.3	mA
Power Save Mode	V_{CC} Supply Current	I_{DDPS}	-		-	1.3	2.7	mA
	V_{CC} Supply Current	I_{CCPS}	-		-	0.35	0.5	mA
	Total Power Dissipation	P_{DPS}	-		-	10.7	19.5	mW

SUPPLY CURRENT II ($T_a=25^{\circ}\text{C}$, $V_{CC}=5\text{V}$, $V_{DD}=5\text{V}$)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Read Mode	V_{DD} Supply Current	I_{DDR}	-		-	17.7	23.4	mA
	V_{CC} Supply Current	I_{CCR}	-		-	7.5	8.6	mA
Write Mode	V_{DD} Supply Current	I_{DDW}	-	$I_W=0$	-	9.5	15.4	mA
	V_{CC} Supply Current	I_{CCW}	-		-	12.3	18.8	mA
Erase Mode	V_{DD} Supply Current	I_{DDE}	-		-	9.4	13.9	mA
	V_{CC} Supply Current	I_{CCE}	-		-	12.6	19.2	mA
Write + Erase Mode	V_{DD} Supply Current	I_{DDW+E}	-	$I_W=0$	-	12.3	19.4	mA
	V_{CC} Supply Current	I_{CCW+E}	-		-	12.3	18.8	mA
Power Save Mode	V_{DD} Supply Current	I_{DDPS}	-		-	1.35	2.7	mA
	V_{CC} Supply Current	I_{CCPS}	-		-	0.27	0.4	mA
	Total Power Dissipation	P_{DPS}	-		-	8.1	15.5	mW

ELECTRICAL CHARACTERISTICS

(2) POWER SUPPLY MONITOR ($T_a=25^{\circ}\text{C}$, $V_{CC}=0\sim 16\text{V}$, $V_{DD}=0\sim 7\text{V}$)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
5V Power Supply (V_{DD} , V_{CC}) Threshold Voltage	Positive	V_{T+}	-		-	4.0	4.2	V
	Negative	V_{T-}	-		3.6	4.0	-	
12V Power Supply (V_{CC}) Threshold Voltage	Positive	V_{T+}	-	$V_{DD}=5\text{V}$	-	9.0	10.0	V
	Negative	V_{T-}	-		8.2	9.0	-	
5V Power Supply Hysteresis		$V_{T+}-V_{T-}$	-		-	150	-	mV
12V Power Supply Hysteresis		$V_{T+}-V_{T-}$	-		300	-	-	mV
Power On Output (Pin 32) Saturated Voltage			-	$V_{DD}=3.6\text{V}$ $I_{\text{SINK}}=5\text{mA}$	-	-	0.4	V
Power On Output (Pin 32) Leakage Current			-	$V_{DD}>4.5\text{V}$	-	-	10	μA

ELECTRICAL CHARACTERISTICS

(3) PRE AMPLIFIER·ACTIVE DIFFERENTIATOR·COMPARATOR ($T_a=25^\circ\text{C}$, $V_{CC}=12\text{V}\sim 5\text{V}$, $V_{DD}=5\text{V}$)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Head Matrix/Pre Amplifier	Differential Voltage Gain	Gv1	2	f=1MHz	170	200	230	V/V
		Gv2	2	f=1MHz	85	100	115	
	Bandwidth (-3dB)	BW	2		-	5	-	MHz
	Common Mode Rejection Ratio	CMRR	-	Input Sine Wave f=1MHz, 200mV _{rms}	50	-	-	dB
	Power Supply Rejection Ratio	PSRR	-	Supperposed Sine Wave f=10MHz, 1Vp-p	70	-	-	dB
	Differential Input Resistance	RIN	-	f=62.5~500kHz	-	10	-	k
Pre Amplifier	Differential Input Capacitance	CIN	-	f=125kHz	-	-	-	pF
	Differential Input Voltage Linear Operation	VIN	-	Gain $\times 100$ times	0.8	-	15	mVp-p
	Differential Output Voltage Linear Operation	VOU	2		2.0	3.0	-	Vp-p
	Differential Output Sink Current	IOU	-		3.0	4.0	5.0	mA
	Differential Output Off Set	VOFS	-		-	-	0.5	V
Active Differentiator	Noise Voltage Referred to Input	EN	2	Head Connected Terminals Short BW=400Hz~1MHz	-	4.0	6.0	μV_{rms}
	Band Width (-3dB)	FCD	-		10	15	-	MHz
	Differential Output Voltage Linear Operation	VOU D	-		-	2	-	Vp-p
	Differential Output Off Set	VOF D	-		-	20	-	mV
	Differential Input Resistance	RIN D	-		12	-	-	k Ω
	Differential Output Resistance	ROUT D	-		-	200	-	Ω
Comparator	Sink Current (Pin 2,3,4)	ISINK D	-		1.4	2.0	-	mA
	Differential Input Voltage Linear Operation	VIN C	-		-	2	-	Vp-p
	Differential Input Resistance	RIN C	-		12	-	-	k Ω

TA8512AF-11

1989-11-28

TOSHIBA CORPORATION

ELECTRICAL CHARACTERISTICS

(4) TIME DOMAIN FILTER · DIGITAL OUTPUT (Ta=25°C, VCC=12V~5V, VDD=5V)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Timing Range of First One-shot		t1	3		200	-	3000	ns
Timing Range of Second One-shot		t2	3		100	-	1200	ns
RMMVA Comp Connect (Pin 40) Saturated Voltage		VMMC	-	ISINK=10μA	-	-	50	mV
Timing Accuracy of First One-shot		ETM1	3		-18	-	+18	%
Timing Accuracy of Second One-shot		ETM2	3		-20	-	+20	%
Corrected Timing Accuracy of First One-shot		ETM1C	3		-15	-	+15	%
Peak Shift		PS	3	Comparator Input Wave f=250kHz, Differential Input Level 200mVp-p	-	-	1	%
Digital Output (Pin 33)	Output Voltage Low Level	VL OUT	-	IOL=2mA	-	-	0.5	V
	Output Voltage High Level	VH OUT	-	IOH=-10μA	3.5	-	-	V
				IOH=-0.4mA	2.8	-	-	
	Sink Current	ISIRD	-	VOU=0.8V	2	4	-	mA
	Soure Current	ISORD	-	VOU=2.8V	0.4	1	-	mA
	Output Rise Time	tr	3	From 0.5~2.2V at 20pF Capacitance Load	-	-	25	ns
	Output Fall Time	tf			-	-	25	

ELECTRICAL CHARACTERISTICS

(5) WRITE DRIVER · ERASE DRIVER (Ta=25°C, VCC=12V~5V, VDD=5V)

CHARACTERISTIC		SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Common Driver	Output Voltage High Level at Write Mode 1	VWCMH12	-	VCC=12V, IW=25mADC	10.8	-	-	V
	Output Voltage High Level at Write Mode 2	VWCMH5	-	VCC=5V, IW=25mADC	4.4	-	-	V
	Output Voltage Low Level at Write Mode	VWCML	-		-	-	0.2	V
	Output Voltage High Level at Read Mode	VRCMH	-		2.3	2.6	2.9	V
	Output Voltage Low Level at Read Mode	VRCML	-		-	-	0.2	V
	Output Current Range	ICOM	-		-	-	75	mA
Erase Driver	Erase Current Output (Pin 24) Saturated Voltage	VER	-	IE=50mA	-	0.2	0.5	V
	Erase Current Output (Pin 24) Leakage Current	ILKER	-		-	-	15	μA
	Erase Current Range	IE	-		-	-	50	mA
Write Driver	Write Current Range (Single)	IW	-		-	-	20	mADC
	Corrected Write Current Range (Single)	IWC	-		-	-	5	mADC
	Write Current Setting Accuracy	EW	-		-8	-	+8	%
		EWc	-		-10	-	+10	
	Write Current Unbalance	DW	-		-	-	1	%
Head Connect (Pin12, Pin13, Pin14, Pin15)	RW Comp Connect (Pin 25) Saturated Voltage	VWC	-	ISOURCE=0.5mA	-	50	300	mV
	Leakage Current	ILKW	-		-	-	10	μA
	Saturated Voltage	VSAT	-		-	2	-	V
	Differential Output Capacitance	COUT	-		-	23	-	pF
Head Connect (Pin12, Pin13, Pin14, Pin15)	Differential Output Resistance	ROUT	-	f=1MHz	-	280	-	kΩ

TA8512AF-13

1989-11-28

TOSHIBA CORPORATION

ELECTRICAL CHARACTERISTICS

(6) CONTROL LOGIC ($T_a=25^\circ\text{C}$, $V_{CC}=12\text{V}$, $V_{DD}=5\text{V}$)

CHARACTERISTIC			SYMBOL	FIGURE	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Digital Input Level	Input Voltage Low Level		V_{LIN}	-		-	-	0.8	V
	Input Voltage High Level		V_{HIN}	-		2.0	-	-	V
	Input Current Low Level	Power SAVE Input (Pin 39)	I_{LIN}	-	$V_{IN}=0.4\text{V}$	-	-	50	μA
		Other Pins		-	$V_{IN}=0.4\text{V}$	-	-	250	
	Input Current High Level (Pin 28,29,30,31)		I_{HIN1}	-	$V_{IN}=2.4\text{V}$	-	-	10	μA
	Input Current High Level (Pin 27)		I_{HIN2}	-	$V_{IN}=2.4\text{V}$	-	-	130	μA
	Input Current High Level (Pin 34)		I_{HIN3}	-	$V_{IN}=2.4\text{V}$	-	-	80	μA
Write Data Input (Pin 28)	Negative Threshold Voltage		V_{LINS}	-		0.8	1.0	-	V
	Positive Threshold Voltage		V_{HINS}	-		-	1.6	2.0	V
	Hysteresis		$V_{HINS}-V_{LINS}$	-		0.3	0.6	-	V

(7) AC SWITCHING CHARACTERISTICS ($T_a=25^\circ\text{C}$, $V_{CC}=12\text{V}\sim 5\text{V}$, $V_{DD}=5\text{V}$)




CHARACTERISTIC	MEASURE CONDITION	MIN.	TYP.	MAX.	UNIT
Dealy from PS Going High Through 2V to Read Mode	$\overline{\text{PS}}$ OFF $\rightarrow$ DIFF Output 90~110%	-	1	2	ms
Head Selecting Time		-	-	4	μs
Delay from WG Going High Through 2V to Read Mode	$\overline{\text{WG}}$ OFF $\rightarrow$ Select V_{COM} Voltage 90%	-	-	1	μs
WD- I_W Delay		-	-	0.3	μs
Write Current Rise Time 1	$L_h=0\text{mH}$	-	-	0.1	μs
Write Current Rise Time 2	$L_h=1\text{mH}$, $R_D=8.2\text{k}\Omega$, $h=30\text{pF}$	-	0.2	-	μs
Delay from EG Going High Through 2V to Read Mode	$\overline{\text{EG}}$ OFF $\rightarrow$ DIFF Output 90~110%	-	-	20	μs
Read Recovery Time	$\overline{\text{WG}}$, $\overline{\text{EG}}$ OFF $\rightarrow$ DIFF Output 90%	-	30	40	μs
Power On Output Sink Current Rise or Fall Time (Pin 32)	Load (Pin 32) 	-	-	100	ms

Fig. 1 Power Dissipation (P_D)-Operating Ambient Temperature (T_a)




The maximum of operating ambient temperature (T_a) of TA8512AF is 75°C, but the power dissipation (P_D) differs according to the ambient temperature, so that in the actual operation refer to the above graph.

TIMING CHART




TEST CIRCUIT

1. I_{CC} , I_{DD}





2. G_V , F_C , V_{OUT} , E_N



Note 1 : In the measurement of G_V , F_C and V_{OUT} , the input signal is applied to either selected one terminal of HEAD 0.1A or HEAD 0, 1B.

Note 2 : In measuring E_N only, SW1 is closed.

3. t_1 , T_2 , EMT1, EMT2, EMTIC, PS, t_r , t_f



Fir.3-1 t_1 , t_2

(1) Timing accuracy of first and second one-shot.

RMMVA and RMMVB which set the period (t_1) of first one-shot to $1\mu s$, the period (t_2) of second to $0.5\mu s$ connect and measure the digital output as above.

ETM1, ETM2 are defined as follows:

$$ETM1 = (1 - t_1/1) \times 100 \quad (\%) \quad (t_1[\mu s], t_2[\mu s])$$

$$ETM2 = (0.5 - t_2/0.5) \times 100 \quad (\%)$$

(2) Corrected timing accuracy of first one-shot

R_{MMVA} and R_{MMVA} comp which set difference $t_1 - t_1'$ to $1\mu s$ connect.

(t_1 is the period of first one-shot when applies 2V to MMVA CONTROL, t_1' is that one when applies 0.8V to MMVA CONTROL.)

EMTIC is difined as follow:

$$EMTIC = [1 - (t_1 - t_1')] \times 100 \quad (\%)$$

(3) PEAK SHIFT






Fig. 3-2 P.S.

$$PS = \frac{1}{2} \times \frac{t_1 - t_2}{t_1 + t_2} \times 100 \quad (\%)$$


(4) Digital Output (Read Data) Rise Time, Fall Time




PREAMPLIFIER




ACTIVE DIFFERENTIATOR



COMPARATOR



TIME DOMAIN FILTER




TA8512AF-20


1989-11-28

TOSHIBA CORPORATION


W/C CONTROL




COMMON DRIVER OUTPUT




WRITE GATE, ERASE GATE, SIDE 1 INTERFACE




WRITE DATA INTERFACE




POWER SUPPLY VOLTAGE



ERASE OUTPUT



DIGITAL OUTPUT



INPUT VOLTAGE	POWER SAVE MODE
H	In Active
L	Active
OPEN	Active